- Standard 6T SRAM Cell with additional differential read transistors.
- All gates can be minimum sized since the read operation has high impedance to the internal state of the cell.
- Diffusion area is minimized along the center of the cell.
- Poly runs in parallel, without any bends. Contacts create unavoidable extrusions.
Hand drawn layout for Compute in Memory Project. Total Cell Area:
